kenjiwn
(kenjiwn)

Usage start date: 08/18/2017

FPGA Engineer; RTL Design/Verification; Video Codec Expert; IEICE RECONF専門委員; Vivado/Vivado HLS/SDSoC/Quartus/Modelsim/Verilog HDL/H.264/H.265

ブックマークはありません。

kenjiwn